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[571 ABSTRACT 
A nondissipative circuit for automatic load sharing in 
parallel converter modules having push-pull power 
transistors, each transistor having a separate current- 
sensing transformer and an impedance-adjusting trans- 
former in series with its collector. The impedance- 
adjusting transformer functions as a current-controlled 
variable impedance that is responsive to the difference 
between the peak collector current of the transistor and 
the average peak current of all collector currents of 
power transistors in all modules, thereby to control the 
collector currents of all power transistors with refer- 
ence to the average peak collector current. 
7 Claims, 1 Drawing Figure 
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CIRCUIT FOR AUTOMATIC LOAD SHARING IN 
PARALLEL CONVERTER MODULES 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 C‘SC 2457). 
BACKGROUND OF THE INVENTION 
This invention relates to converters, and more partic- 
ularly to a nondissipative circuit for equalized load 
sharing of power transistors. 
The present approach for securing reliability of oper- 
ation throughout the life of a spacecraft mission for the 
electrical power systems is to use small converter mod- 
ules operating in parallel to achieve the required system 
rating. As is pointed out in a copending application Ser. 
No. 684,809 (now abandoned), titled METHOD AND 
ING AMONG PARALLELED CONVERTERS, by 
Col. W. T. McLyman and G. W. Wester, new systems 
can be tailored to new requirements by adding or re- 
moving modules without the need for developing new 
circuit designs and incurring the attendant development 
costs. However, as also pointed out in that application, 
parallel operation often results in very large differences 
in load sharing among the modules and unbalanced 
operation of the power transistors of each individual 
module. This occurs because of the low impedance 
characteristics of each converter module, and the signif- 
ioant effect of slight parameter differences in compo- 
nents, such as the power transistors, power transform- 
ers, etc. Such inequalities and unbalanced operation can 
cause either module or component level overstresses 
which may produce premature failure. 
The aforesaid copending application describes a 
method for equalizing load sharing in duty-ratio oper- 
ated converter modules by appropriately adjusting the 
duty ratio of each module as a function of the differen- 
tial load currents provided by each. The scheme de- 
scribed therein takes advantage of the fact that since the 
converter modules are driven by pulse width modula- 
tors, adjusting the pulse width of each individual con- 
verter modulator changes the duty cycle to effect the 
desired sharing of the load by all the converter modules. 
However, since inverter operation must always be with 
a fixed duty cycle of SO%, that technique cannot be 
used in systems using inverter modules. Also that tech- 
nique does not achieve balanced operation of the push- 
pull transistors of the power output stage. The inven- 
tion disclosed herein overcomes those limitations in a 
circuit for equalizing load sharing of power transistors 
in a converter operated as a DC-AC inverter or a 
DC-DC converter. 
As will become apparent from the following descrip- 
tion, a converter embodying the present invention may 
be operated to convert direct current into alternating 
current, Le., operated as an inverter, or to convert di- 
rect current into direct current. Thus, although the 
generic term “converter” has come to be used almost 
exclusively for DC-DC converters, and a special term 
“inverter” has come into general use for DC-AC con- 
verters, the generic term “converter” will be employed 
hereinafter to encompass both DC-DC and DC-AC 
converters. However, because the embodiment dis- 
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closed to illustrate the concept of the invention in a 
specific embodiment is a DC-AC converter, it will be 
referred to by the special term “inverter.” 
SUMMARY OF THE INVENTION 
In accordance with the present invention, each 
power transistor of paralleled converter modules has 
two transformers connected in series to its collector. 
One transformer functions as a current-sensing element 
10 to provide a signal to a peak detector proportional to 
the collector current being delivered to a load. The 
output of the peak detector is connected to a circuit for 
developing a peak average signal from all transistors. 
This peak average signal is then compared with the 
15 detected peak signal of each power transistor to pro- 
duce a difference signal that is applied to a control 
transistor connected to the secondary winding of the 
other transformer which functions as a current-con- 
trolled impedance to increase, or decrease, the collector 
20 current of the power transistor to the peak average 
signal. To achieve this, the impedance-adjusting trans- 
former has its secondary winding connected at one end 
to circuit ground and at the other end to the collector of 
the control transistor through a diode. A collector volt- 
25 age resistor is connected between the collector of the 
control transistor and circuit ground to develop the 
necessary collector voltage for the control transistor to 
conduct while the collector current amplitude is con- 
trolled by the difference signal at its base. The collector 
30 voltage resistor is selected to be large so that little cur- 
rent flows through it, thereby reducing any dissipation 
of power by the control circuit to virtually that dissi- 
pated in the primary winding of the impedance-adjust- 
ing transformer the impedance of which is proportional 
35 only to the difference between the detected peak and 
the average peak. Since this impedance becomes very 
small when all the collector currents are balanced, 
power dissipation is minimized. 
BRIEF DESCRIPTION OF THE DRAWING 
The sole FIGURE shows a circuit diagram of a pre- 
4o 
ferred embodiment of the invention. 
45 EMBODIMENTS 
DESCRIPTION OF PREFERRED 
Referring now to the drawings, there is disclosed a 
plurality of inverters connected in parallel to a load 10 
through output transformers 11 and 12, each having 
two primary windings connected to a DC power 
50 source, +V,. Since all of the paralleled inverters sepa- 
rated by dotted lines are identical in configuration and 
operation, only one inverter will be referred to specifi- 
cally, and since each inverter has two identical channels 
operated in alternate or push-pull fishion, only one 
55 channel will be described in detail. 
Each of the primary windings of the transformer 11 is 
connected to the power source, +V,, through a transis- 
tor Q1. One of the transistors is distinguished by a bar 
over the reference character Qi to denote that its opera- 
60 tion is complementary to the other transistor. In other 
words, when transistor Q1 is driven into conduction the 
transistor Q1 is cut off, and vice versa. In that manner, 
the DC power source +V, is transformer-coupled into 
the load in a push-pull fashion. A synchronized driver 
When a power transistor is turned on, such as transis- 
tor QI, its current, I Q ~ ,  flows through the primary of the 
output transformer 11, the primary winding of a current 
’ 
65 14 alternately turns the power transistors on. 
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transformer, Ti, and the primary winding of a second average of all the transistors, then the output of the 
current transformer T2, in series. One end of the second- difference amplifier 26 goes positive, turning on the 
ary winding of each of these transformers Ti and T2 is control transistor QA and making its emitter-collector 
connected to circuit ground. The other end of the trans- impedance go low. This is reflected to the secondary 
former TI is connected by a diode Di to a large resistor 5 winding of current transformer Tz. Since the collector 
16 to provide a voltage signal proportional to the cur- circuit of transistor Q1 then has a lower impedance, its 
rent amplitude sensed by the transformer TI. That volt- collector current I Q ~  increases. Conversely, if the peak 
age signal is applied to a Peak detector 18 which is is larger than the average, the collector impedance of 
comprised of an Operational amplifier 20, diode D.2, transistor Q1 goes higher, decreasing the current IQI. 
negative feedback resistor 21, capacitor 22 and resistor 10 Since the collector currents of all the power transis- 
23- There is a Peak detector for each ofthe Power tran- tors are controlled with reference to the average peak 
sistors Q1 and Q1 of every inverter. collector current, all will be automatically set at the 
The output of each Peak detector is connected to a same peak level, and the load will shared equally, 
common bus 24 by a resistor RP- The bus thus Serves as with each module operating with its output transistors 
a summing junction to produce a voltage signal, vAt 15 balanced on each half-cycle. The advantage over the 
that is the average Of the peak detected by all peak inserted resistance arrangement of the prior art is that 
detectors, i.e., the average of thecollector current de- 
livered by the transistor QI and QI of all inverters to the 
load 10 through the output transformer 11. 
the additional impedance inserted in each collector 
circuit is proportional only to the difference between 
the individual peak collector current and the average of 
the peak collector currents. This impedance becomes 
or nearly so, and thus additional power dissipation is 
minimized. Also of great is that not only BTe 
the converter modules balanced, but push-pdl power 
Bfe balanced 
as to the current they deliver to the load. Another ad- 
vantage pointed out hereinbefore is that this arrange- 
is effective not Only for inverters having fixed 
for converters which are balanced 
The detected peak of a particular transistor, such as 20 
for the transistor Q1, is compared to the average V A  by very small when all the collector are balanced, a difference amplifier 26 having an RC negative feed- 
back circuit 27 and an input resistor 28. The difference 
drives a control transistor QA via a coupling resistor 30 
to control its collector current. The collector of the 25 transistors wit,.. the individual 
control transistor is connected to the secondary wind- 
ing of the transformer T2 by a diode D3, and to a large 
resistor 32. The latter is connected to circuit ground and 
serves to convert the current through the diode D3 to a 
positive voltage for the collector of the transistor QA. 30 duty cyc1es, but 
However, little current flows through that large resis- 
transistor Q~ will depend upon the difference signal 
from the difference amplifier 26. In that manner any 
current to the load will produce a lower peak voltage 
and a greater difference signal to cause its control tran- 
sistor to conduct more current, thereby increasing cur- 
rent in the secondary winding of the transformer T2 to 
decrease its internal impedance to the current 
through the primary winding of the transformer T ~ .  
That will increase current through the output trans- 
former and the current-sensing transformer Ti until the What claimed is: 
peak voltage detected equals the average, VA. Opera- 1. A circuit for automatic load sharing among paral- 
tion during alternate half cycles for the transistor @ of 45 lel-connected converter modules, each module having 
each inverter is the same. push-pull connected power transistors, and each transis- 
In summary, the collector circuits of each of two tor having a Separate current-sensing transformer and 
push-pull power transistors Q1 and a include two cur- an hpedance-adjusting transformer With their PrharY 
rent transformers in series, a first transformer TI to windings connected in series with the collector of the 
function as a linear current-sensing transducer in con- 50 transistor, said impedance-adjusting transformer having 
junction with a current-sensing resistor 16 and series its primary winding functioning as a current-controlled 
diode D1, and a second transformer T2 to function as an variable impedance responsive to a current in the sec- 
internal impedance adjustor to balance the collector ondary winding that is Proportional to the difference 
current of the power transistor with the average peak between the peak collector current of the transistor and 
output detected from all other inverters. Each current- 55 the average Peak current Of all Collector currents of 
sensing transformer is connected to a separate peak power transistors in all modules, said circuit including 
detector the output of which is connected to a resistor means connected to the secondary winding of said cur- 
Rpacross both inputs of a difference amplifier 26 and to rent-sensing transformer for detecting said peak collec- 
the non-inverting input of each difference amplifier tor current, means connected to all peak detecting 
such that the outputs of all peak detectors are connected 60 means for producing said average peak current of all 
together by resistors in a star configuration to derive the peak collector currents, means responsive to the differ- 
average signal, VA, of all the currents delivered to the ence between the peak collector current of a particular 
load by the power transistors. This average signal power transistor and said average peak current for pro- 
serves as a reference for each of the difference amplifi- ducing an error signal proportional to said difference, 
ers for comparison with the individual peak value. 65 and means responsive to said error signal for controlling 
If the average signal is larger than the peak voltage current through the secondary winding of the imped- 
signal for a particular power transistor, such as when ance-adjusting transformer connected in series with the 
the collector current of the Q1 transistor is less than the collector of said particular power transistor, thereby to 
by use Of the variable-duty pulse 
is utilized. Such applications range from space to terres- 
trial Usages, such as in computer Power supplies, solar 
like* 
particular embodiments Of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and equivalents may readily 
40 occur to those skilled in the art and consequently, it is 
intended that the Claims be interpreted to cover such 
tor, and the amount of current through the control for application in an9 field in which power conditioning 
power transistor which tends to decrease its share of 35 electric collection SYStemS) electric V e h i C k j  and the 
and equivalents. 
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control the collector currents of all power transistors collector, emitter and base, and having its collector 
with reference to the average peak collector current. connected through a diode to the secondary winding of 
2. A circuit as defined in claim 1 wherein said means the other transformer which functions as a current-con- 
responsive to said error signal for controlling current trolled impedance to regulate the collector current of 
through the secondary winding of the impedance- 5 the power transistor to the load, its collector connected 
adjusting transformer connected in series with the col- to circuit ground by a resistor, its emitter connected to 
lector of said particular power transistor is comprised of circuit ground and its base connected to receive said 
a control transistor having a base, emitter and collector, difference signal, said impedance-adjusting transformer 
and its collector is connected to circuit ground by a having its secondary winding connected at the other 
resistor and is also connected to one end of said second- 10 end to circuit ground. 
ary winding of said impedance-adjusting transformer, 7. A system for regulating the current from a plurality 
and where the other end of said secondary winding of of converter modules to a load, each converter module 
said impedance-adjusting transformer is connected to a having a separate peak detector, difference amplifier, 
source of potential. averaging resistor, control transistor, having a base, 
3. A circuit as defined in claim 2 wherein said source 15 collector and emitter, a control resistor, a control diode, 
of potential to which said other end of said secondary two push-pull connected power transistors connected 
winding of said impedance-adjusting transformer is to separate primary windings of an output transformer, 
connected is circuit ground. the secondary winding of said output transformer being 
4. A circuit as defined in claim 3 wherein the emitter connected in parallel with secondary windings of out- 
of said control transistor is connected to circuit ground, 20 put transformers of other converter modules delivering 
and the base of said control transistor is connected to current to said load, each power transistor having two 
receive said error signal. current transformers connected with their primary 
5. A circuit as defined in claim 4 wherein said second- windings in series, a first transformer to function as a 
ary winding of said impedance-adjusting transformer is linear current-sensing transducer in conjunction with a 
connected to the collector of said control transistor by 25 current-sensing resistor in parallel and series diode, and 
a diode. a second transformer to function as an internal impe- 
6. A system for connecting a plurality of converter dance adjustor to balance the collector current of the 
modules in parallel to a load and for regulating the power transistor with the average peak output detected 
current from each converter module to be substantially from all other inverters, each current-sensing trans- 
equal to the average peak current from all converter 30 former having its primary winding connected by said 
modules, each converter module having at least one diode to said separate peak detector the output of which 
power transistor that is switched off and on to deliver is connected to said averaging resistor across both in- 
current to said load through an output transformer, puts of said difference amplifier and to the non-invert- 
each power transistor of paralleled converter modules ing input of every difference amplifier of every con- 
having two transformers having primary windings con- 35 verter module, whereby the outputs of all peak detec- 
nected in series to its collector, one transformer func- tors are connected together by averaging resistors in a 
tioning as a current-sensing element to provide a signal star configuration to derive an average signal of all the 
on its secondary winding proportional to the collector peak currents delivered to the load by the power tran- 
current being delivered to a load, a peak detector con- sistors, said average signal serving as a reference for 
nected to the secondary winding of said one trans- 40 each of the difference amplifiers for comparison with 
former to detect the peak current being delivered to the output of individual peak detectors, means for connect- 
load and to produce a peak signal proportional to that ing the output of said difference amplifier to the base of 
peak current, a circuit connected to the output of each said control transistor, said control transistor having its 
peak detector for developing a peak average signal of emitter connected to circuit ground, its collector con- 
all currents to the load from all power transistors, 45 nected to the secondary winding of said second trans- 
means for comparing said peak average signal with the former through said control diode, and to circuit 
detected peak signal of each power transistor to pro- ground through said control resistor. 
duce a difference signal, a control transistor having a * * * * *  
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